## LINEAR INTEGRATED CIRCUITS SOLUTION

(CBCGS SEM - 4 DEC 2019)

## BRANCH - ELECTRONICS AND TELECOMMUNICATION

## Q. 1 Attempt the questions.

a) In the circuit given in Fig 1(a) if the voltage V+ and V-are to be amplified by the same factor, the value of $R$ should be $\qquad$ .
(01)
i)3.3k $\Omega$
ii) $33 \mathrm{k} \Omega$
iii) $330 \Omega$
iv) None of these.

Justify.


## SOLUTION:

ii) $33 \mathrm{k} \Omega$

The circuit above represents a subtractor circuit.
If $\mathrm{R}_{\mathrm{F}}=22 \mathrm{k} \Omega, \mathrm{R}_{1}=10 \mathrm{k} \Omega, \mathrm{R}_{2}=15 \mathrm{k} \Omega$
Then, $\frac{R_{F}}{R_{1}}=\frac{R}{R_{2}}$ since input at both the terminals are to be amplified with same gain.
$\frac{22 \times 10^{3}}{10 \times 10^{3}}=\frac{R}{15 \times 10^{3}}$
b) If the input to the ideal comparator shown in Fig 1(b) is a sinusoidal signal of 8 volt peak to peak without any DC component, then the duty cycle is of the output comparator is $\qquad$ -
i)33.33\%
ii)25\%
iii)20\%
iv) None of these.

Justify.


## SOLUTION:

i) $33.33 \%$

The above circuit acts as an open loop non-inverting comparator with an input of 8 V peak to peak.

Hence, $\mathrm{V}_{\mathrm{m}}=4 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{ReF}}=2 \mathrm{~V}$.
To find the duty cycle we need to know the on time (Ton) and off time (Toff) of the circuit above which can be obtained from input output waveform.

This waveform can be plotted by non-inverting op-amp properties as follows
When, $\mathrm{V}_{\text {in }}>\mathrm{V}_{\text {REF }}, \mathrm{V}_{\mathrm{o}}=+\mathrm{V}_{\text {SAT }}$

$$
\mathrm{V}_{\text {in }}<\mathrm{V}_{\text {REF }}, \mathrm{V}_{0}=-\mathrm{V}_{\mathrm{SAT}}
$$

Hence the waveform is


From the output waveforms shown above, input signal crosses the reference point of 2 V at two points in the positive half cycle of input signal. Therefore at the two crossing points we can have the equation-
$4 \sin \Theta=2$
$\theta=\sin ^{-1}\left(\frac{2}{4}\right)$
$\theta=30^{\circ}$
Thus at $\theta=30^{\circ}$, input signal crosses the reference point. Since there are two reference points in the positive half cycle of input signal and both are symmetric from both the ends. So we get two angles corresponding to two crossings as follows,
$\theta_{1}=30^{\circ}-0^{\circ}$ and $\theta_{2}=180^{\circ}-30^{\circ}$
$\theta_{1}=30^{\circ}$ and $\theta_{2}=150^{\circ}$
Thus between $\theta 1=30^{\circ}$ to $\theta 2=150^{\circ}$ output voltage is high ( $+V$ sat). The complete cycle of input signal corresponds to $\theta=360^{\circ}$. Thus the duty cycle of the output square wave can be represented as follows,

Duty cycle = D $=\frac{T_{O N}}{T_{O N}+T_{O F F}}=\frac{150^{\circ}-30^{\circ}}{360^{\circ}}=\frac{120^{\circ}}{360^{\circ}}=\frac{1}{3}$

$$
D=33.33 \%
$$

c) What is the frequency of IC 555 astable multivibrator shown in Fig 1(c)?
i) 241 Hz
ii) 178 Hz
iii) 78 Hz
iv) 8 Hz .

Justify.


SOLUTION:
i) 241 Hz

Here $R_{A}=10^{3} \Omega, R_{B}=3 \times 10^{6} \Omega$ and $C=10^{-9}$
Since this is an astable multivibrator frequency is given by
$\mathrm{f}=\frac{1}{T}=\frac{1}{0.69\left(R_{A}+2 R_{B}\right) C}=\frac{1}{0.69\left(\left(10^{3}\right)+2\left(3 \times 10^{6}\right)\right) \times 10^{-9}}$
$\mathrm{f}=241 \mathrm{~Hz}$
d) An amplifier using OPAMP with slew rate $\mathrm{SR}=1 \mathrm{~V} / \mu \mathrm{s}$ has a gain of 40 dB . If this amplifier has to amplify sinusoidal signal of 20 KHz faithfully without any slew rate induced distortion, then the input signal must not exceed $\qquad$ .
i) 795 mV
ii) 395 mV
iii) 79.5 mV
iv) 39.5 mV

Justify.

## SOLUTION:

ii) 395 mV

Here $\mathrm{SR}=1 \mathrm{~V} / \mu \mathrm{s}=10^{6} \mathrm{~V} / \mathrm{s}$
Gain $A_{v F}=40$
$\mathrm{f}=20 \mathrm{kHz}=20 \times 10^{3} \mathrm{~Hz}$
Since, slew rate $\left.=\frac{d V o}{d T} \right\rvert\, \max$
We need to find V 。
$\mathrm{V}_{\mathrm{o}}=\mathrm{A}_{\mathrm{VF}} \times \mathrm{V}_{\mathrm{m}} \sin (\omega \mathrm{t})$
$=40 \times \mathrm{V}_{\mathrm{m}} \times \sin (2 \times \pi \times f \times \mathrm{t})$
$=40 \times \mathrm{V}_{\mathrm{m}} \times \sin \left(2 \times \pi \times 20 \times 10^{3} \times \mathrm{t}\right)$
$\frac{d V o}{d T}=V m \times 40 \times 2 \times \pi \times 20 \times 10^{3} \times \cos \left(2 \times \pi \times 20 \times 10^{3} \times t\right)$
For $\frac{d V o}{d T}$ to be maximum i.e. slew rate cos term should be 1.
Therefore, $\left.\frac{\boldsymbol{d V o}}{\boldsymbol{d} \boldsymbol{T}} \right\rvert\, \max =V m \times 40 \times 2 \times \pi \times 20 \times 10^{3}$
$10^{6}=V m \times 40 \times 2 \times \pi \times 20 \times 10^{3}$
$V_{m}=\frac{10^{6}}{40 \times 2 \times \pi \times 20 \times 10^{3}}$
$\mathrm{V}_{\mathrm{m}}=198.94 \mathrm{mV}$
This is maximum amplitude, hence the peak to peak voltage becomes

$$
\begin{aligned}
& V_{p-p}=2 \times V_{m} \\
& V_{p-p}=397.88 \mathrm{mV} .
\end{aligned}
$$

Hence the input signal must not exceed 395 mV .

## Q.2.

a) Sketch the implementation of an instrumentation amplifier using three opamps and explain its operation.

## SOLUTION:

An instrumentation amplifier can be implemented using 3 op-amps as shown in the figure below.


Consider 3 op-amps A1, A2 and A3 where A1 and A2 act as non-inverting amplifier such that their inverting terminal (-) is connected to resistor R2 instead of ground.

The input impedance of all the op-amps (A1, A2 and A3) is assumed to be infinite, the currents flowing would be zero. Hence the current flowing through the resistors R1, R2 and R3 is same i.e. 'I'.

Using the concept of virtual short we can obtain the voltages at nodes $A$ and $B$ as follows

$$
\mathrm{V}_{\mathrm{A}}=\mathrm{V}_{2} \text { and } \mathrm{V}_{\mathrm{B}}=\mathrm{V}_{1}
$$

Hence the expression for current I is, $I=\frac{V_{A}-V_{B}}{R_{2}}=\frac{V_{2}-V_{1}}{R_{2}}$

The output voltage of op-amp 2 (A2) is given by
$\mathrm{V}_{\mathrm{O} 2}=\mathrm{V}_{\mathrm{A}}+\mathrm{IR}_{1}=\mathrm{V}_{2}+\mathrm{IR}_{1}$

$$
=V_{2}+\left(\frac{V_{2}-V_{1}}{R_{2}}\right) \mathrm{R}_{1}
$$

$$
\begin{aligned}
& =\frac{V_{2} R_{2}+V_{2} R_{1}-V_{1} R_{1}}{R_{2}} \\
& =\frac{\left(R_{1}+R_{2}\right) V_{2}-R_{1} V_{1}}{R_{2}}
\end{aligned}
$$



The output voltage of OP-AMP1 is given by

$$
\begin{aligned}
V_{01} & =\mathrm{V}_{B}-I \mathrm{R}_{1} \\
& =\mathrm{V}_{1}-\mathrm{IR}_{1} \\
& =\mathrm{V}_{1}-\frac{V 2-V 1}{R 2} \times \mathrm{R}_{1} \\
& =\frac{V 1 R 2-V 2 R 1-V 1 R 1}{R 2} \\
& =\frac{(R 1+R 2) V 1-R 1 V 2}{R 2}
\end{aligned}
$$

Hence the output of the first stage is given by

$$
\begin{aligned}
\mathrm{V}_{02}-\mathrm{V}_{01} & =\frac{(R 1+R 2) V 2-R 1 V 1}{R 2}-\frac{(R 1+R 2) V 1-R 1 V 2}{R 2} \\
& =\frac{(R 1+R 2)(V 2-V 1)+R 1(V 2-V 1)}{R 2} \\
& =\frac{(2 R 1+R 2)(V 2-V 1)}{R 1} \\
\mathrm{~V}_{02}-\mathrm{V}_{01} & =\left[1+\frac{2 R 1}{R 2}\right](V 2-V 1)
\end{aligned}
$$

Therefore, the gain of the first state is given by

$$
\mathrm{A}_{\mathrm{V} 1}=\frac{(\mathrm{V} 02-\mathrm{V} 01)}{(V 2-V 1)}=1+\frac{2 R 1}{R 2}
$$

The second stage is a difference amplifier with a gain of

$$
\mathrm{A}_{\mathrm{v} 2}=\frac{R 4}{R 3}
$$

Therefore, the overall gain $A_{v}$ of the three OP-AMP instrumentation amplifier is given by,

$$
\begin{aligned}
\mathrm{A}_{v} & =\mathrm{A}_{\mathrm{v} 1} \times \mathrm{A}_{\mathrm{V} 2} \\
\therefore \quad \mathrm{~A}_{\mathrm{v}} & =\left[1+\frac{2 R 1}{R 2}\right] \times \frac{R 4}{R 3}
\end{aligned}
$$

Hence by using a variable resistor $\mathrm{R}_{2}$ the overall gain can be easily and linearly varied.

The output voltage is then given by,

$$
V_{0}=A_{v} x\left(V_{1}-V_{2}\right)
$$

The triple OP-AMP instrumentation amplifier is available in IC form. For example, ICAD522 or INA 101. These devices will contain all the components except the variable resistance $\mathrm{R}_{2}$ shown in the figure above.
b) Compare Ideal and Practical op-amp.

SOLUTION:

| Sr.No. | Characteristics | Practical op-amp <br> value | Ideal op-amp <br> value |
| :--- | :--- | :--- | :--- |
| 1 | Input Resistance $\left(\mathrm{R}_{\mathrm{i}}\right)$ | $2 \mathrm{M} \Omega$ | Infinite |
| 2 | Output Resistance $\left(\mathrm{R}_{\mathrm{o}}\right)$ | $75 \Omega$ | 0 |
| 3 | Voltage gain $\left(\mathrm{A}_{\mathrm{V}}\right)$ | $2 \times 10^{5}$ | Infinite |
| 4 | Bandwidth B.W. | 1 MHz | Infinite |
| 5 | CMRR | 90 dB | Infinite |
| 6 | Slew rate $(\mathrm{S})$ | $0.5 \mathrm{~V} / \mu \mathrm{s}$ | Infinite |
| 7 | Input offset voltage $\left(\mathrm{V}_{\text {ios }}\right)$ | 2 mV | 0 |
| 8 | PSRR | $150 \mu \mathrm{~V} / \mathrm{V}$ | 0 |
| 9 | Input bias current $\left(\mathrm{I}_{\mathrm{B}}\right)$ | 50 nA | 0 |
| 10 | Input offset current $\left(\mathrm{l}_{\text {ios }}\right)$ | 6 nA | 0 |

## SOLUTION:



The circuit above shows a simplified circuit schematic of a discrete voltage regulator with foldback current limiting technique, which actually decreases the output current while operating in overload conditions.

The advantage of foldback current limiting is that it reduces the power dissipation taking place in the series pass transistor $Q_{1}$ under the short circuit condition as compared to power dissipation taking place in short circuit current protection.

As seen in the schematic above $R_{3}$ and $R_{4}$ are added to the short circuit protection.
Transfer characteristics of foldback current limiting circuit is as shown below


## Q.3.

a) Design a Schmitt trigger circuit to convert $\mathbf{5 V}, 1 \mathbf{k H z}$ sinusoidal signal to square wave using IC 741, $\mathrm{V}_{\text {UT }}=0.8 \mathrm{~V} \mathrm{~V}_{\text {LT }}=-0.8 \mathrm{~V}$ and $\pm \mathrm{V}_{\text {SAT }}= \pm 11 \mathrm{~V}$. Draw its transfer characteristics, input and output waveforms.

## SOLUTION:

## Data:

$$
\begin{aligned}
& +\mathrm{V}_{\mathrm{SAT}}=+11 \mathrm{~V},-\mathrm{V}_{\mathrm{SAT}}=-11 \mathrm{~V}, \mathrm{~V}_{\mathrm{UT}}=0.8 \mathrm{~V}, \mathrm{~V}_{\mathrm{LT}}=-0.8 \mathrm{~V}, \mathrm{~V}_{\text {in }}=5 \mathrm{~V} \\
& \mathrm{f}=1 \mathrm{kHz}=10^{3} \mathrm{~Hz} \therefore \mathrm{~T}=\frac{1}{f}=\frac{1}{1000}=1 \mathrm{~ms} .
\end{aligned}
$$

Let us assume $\underline{R_{2}=10 k \Omega}$
$\therefore \mathrm{V}_{\mathrm{UT}}=\frac{R_{2}}{R_{1}+R_{2}} \times V_{S A T}$
$\therefore 0.8=\frac{10 \times 10^{3}}{R_{1}+1 \times 10^{3}} \times 11$

$$
\mathrm{R}_{1}=127.5 \mathrm{k} \Omega
$$

With this values of $R_{1}$ and $R_{2}$ the desired inverting Schmitt trigger can be obtained.


The waveform of input and output can be given as follow


Transfer characteristics of above Schmitt trigger is

b) With the help of circuit diagram, derive the expression of output analog voltage for a weighted resistor DAC.

## SOLUTION:

The circuit diagram of binary weighted resistor type DAC is as shown below


This consists of ' $n$ ' binary weighted resistors and ' $n$ ' SPTD (Single Pole Double Throw) switches, whose position of moving arm is controlled by value of binary input applied to it.

Let the n bit digital input word to the DAC be $\mathrm{d}_{1}, \mathrm{~d}_{2}, \mathrm{~d}_{3}, \ldots . \mathrm{d}_{\mathrm{n}}$ with $\mathrm{d}_{1}$ as MSB (most significant bit) and $\mathrm{d}_{\mathrm{n}}$ as LSB (least significant bit).

Let $R_{F}$ be the feedback resistor and $l_{\circ}$ be the output current. Let the op-amp be an ideal op-amp so that the current flowing into its terminals is zero due to its infinite input resistance.

Assuming the op-amp to be ideal, the output current $\mathrm{I}_{0}$ can be expressed as sum of individual currents through the weighted resistors (current going into op-amp is zero).
$I_{0}=I_{1}+I_{2}+\ldots .+I_{n}$
$\therefore \mathrm{I}_{\mathrm{o}}=\frac{V_{R}}{2 R} d_{1}+\frac{V_{R}}{2^{2} R} d_{2}+\cdots+\frac{V_{R}}{2^{n} R} d_{n}$
Here $d_{1}, d_{2}, \ldots ., d_{n}$ can have a value of ' 0 ' or ' 1 '.
$\mathrm{I}_{\mathrm{o}}=\frac{V_{R}}{R}\left(d_{1} 2^{-1}+d_{2} 2^{-2}+\cdots+d_{n} 2^{-n}\right)$
The ouput voltage is given by
$V_{o}=I_{o} R_{F}$

$$
\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{R}} \frac{R_{F}}{R}\left(d_{1} 2^{-1}+d_{2} 2^{-2}+\cdots+d_{n} 2^{-n}\right)
$$

This is the required expression for output analog voltage. (eqn. 2)

From eqn. 1 and eqn. 2 we can conclude that,
$\mathrm{K}=\frac{R_{F}}{R}$ and $\mathrm{V}_{\mathrm{FS}}=\mathrm{V}_{\mathrm{R}}$.
So if $R_{F}=R$ and $K=1$
$\mathrm{V}_{\mathrm{o}}=\mathrm{V}_{\mathrm{R}}\left(d_{1} 2^{-1}+d_{2} 2^{-2}+\cdots+d_{n} 2^{-n}\right)$
By substituting values of $d_{1}, d 2, d_{3}, \ldots . d_{n}$ in above equation or eqn. 2 value of corresponding analog output voltage $\mathrm{V}_{0}$ can be obtained.

## Q.4.

a) Design an IC 555 astable multivibrator for an output frequency 1 kHz and a duty cycle of $60 \%$.

## SOLUTION:

## Data:

Output frequency $\mathrm{f}_{\mathrm{o}}=1 \mathrm{kHz}=10^{3} \mathrm{~Hz}$
Duty cycle $\mathrm{D}=0.60$
Let us assume $\mathrm{C}=0.01 \mu \mathrm{~F}$
$\mathrm{f}_{\mathrm{o}}=\frac{1.44}{\left(R_{A}+2 R_{B}\right) C}$
$\therefore \mathrm{R}_{\mathrm{A}}+2 \mathrm{R}_{\mathrm{B}}=\frac{1.44}{f_{O} \times C}=\frac{1.44}{10^{3} \times 0.01 \times 10^{-6}}$

$$
\begin{equation*}
R_{A}+2 R_{B}=144000 \tag{1}
\end{equation*}
$$

Now, Duty cycle $\mathrm{D}=\frac{R_{A}+R_{B}}{R_{A}+2 R_{B}}$
$0.6=\frac{R_{A}+R_{B}}{144000} \quad$ from equation

$$
\begin{equation*}
R_{A}+R_{B}=86400 \tag{2}
\end{equation*}
$$

On solving equation (1) and (2)
$R_{A}=28.8 \mathrm{k} \Omega$
$\mathrm{R}_{\mathrm{B}}=57.6 \mathrm{k} \Omega$
The circuit diagram of astable multivibrator as per above parameters is as given below

b) With the help of a functional block diagram explain the working of voltage regulator LM 317 to give an output voltage variable from 6 V to 12 V to handle maximum load current of 500 mA .

## SOLUTION:

1. Functional block diagram of positive adjustable voltage regulator LM 317 is as shown below

2. The functional block diagram above shows that LM 317 is a series regulator and a Darlington pair acts as a series pass element.
3. The output voltage is compared with the internally generated voltage reference to produce an error voltage which drives the Darlington transistor to regulate the output voltage.
4. RLIMIT is an internal sensing resistance. The voltage across it is proportional to load current. This voltage is applied to the internal protection circuitry.
5. If the load current exceeds beyond its maximum value, the Darlington pair will be automatically turned off to protect the IC.
6. LM 317 is monolithic IC voltage regulator with an adjustable output voltage which can supply more than 1.5 A current to the load. Its output voltage is adjustable over a range of 1.2 V to 37 V .
7. It employs the internal current limiting and thermal shutdown and safe area compensation.

Data: $\mathrm{V}_{\mathrm{o}}=6 \mathrm{~V}$ to 12 V

$$
\mathrm{I}_{\mathrm{L}}(\max )=500 \mathrm{~mA}
$$

Let us assume maximum value of $I_{A D J}=100 \mu \mathrm{~A}$ and let $\mathrm{R}_{1}=240 \Omega$.

1. Calculate minimum and maximum values of $R_{2}$
$\mathrm{V}_{\mathrm{o}}=1.25\left(1+\frac{R_{2}}{R_{1}}\right)+I_{A D J} R_{2}$
$V_{0}=1.25\left(1+\frac{R_{2}}{240}\right)+100 \times 10^{-6} \times R_{2}$
For $\mathrm{V}_{0}=6 \mathrm{~V}$ i.e. minimum the corresponding value of $\mathrm{R}_{2}$ will be $\mathrm{R}_{2 \text { min }}$
$\therefore 6=1.25\left(1+\frac{R_{2}}{240}\right)+10^{-4} \times R_{2}$
$R_{2 \text { min }}=894.48 \Omega$

For $V_{0}=12 \mathrm{~V}$, value of $R_{2 \text { max }}$ will be
$\therefore 12=1.25\left(1+\frac{R_{2}}{240}\right)+10^{-4} \times R_{2}$

$$
R_{2 \max }=2025.24 \Omega
$$

Thus we want $R_{2}$ to vary from $894.48 \Omega$ to $2025.24 \Omega$. Hence we choose $R_{2}$ to be a series combination of a fixed resistor of $680 \Omega$ and a potentiometer of $1 \mathrm{k} \Omega$ value.
2. To obtain 500mA, we should use TO-3 package with 20W power consumption rating.
3. Filter capacitors:

We assume that the regulator is close to the unregulated input supply. Hence the input capacitor $\mathrm{C}_{\mathrm{i}}$ is not to be used. But for better ripple rejection use capacitor $\mathrm{C}_{2}=10 \mu \mathrm{~F}$ between adjustment terminal and ground. The output capacitor $\mathrm{C}_{0}=1 \mu \mathrm{~F}$ is also being used.
4. Protective diodes:

As the output voltage is less than 25 V and capacitors are smaller than $25 \mu \mathrm{~F}$, it is not necessary to use the protective diodes.

The minimum voltage drop across LM 317 is 3 V . Hence the input voltage $\mathrm{V}_{\text {in }} \geq 13 \mathrm{~V}$. Hence the complete designed Voltage regulator is as shown below:

Q.5.
a) Design a Wein bridge oscillator using op-amp to oscillate a frequency of 965 Hz and explain the working of Wein bridge oscillator.

## SOLUTION:

$\mathrm{f}_{\mathrm{o}}=965 \mathrm{~Hz}$
Let us assume $\mathrm{C}=0.01 \mu \mathrm{~F}=0.01 \times 10^{-6} \mathrm{~F}$.

To calculate value of $R, R_{1}$ and $R_{F}$ :
$\mathrm{f}_{\mathrm{o}}=\frac{1}{2 \pi R}$
$\therefore \mathrm{R}=\frac{1}{2 \pi f o}=\frac{1}{2 \times 3.142 \times 965 \times 0.01 \times 10^{-6}}$

$$
\mathrm{R}=16.49 \mathrm{k} \Omega .
$$

## Let $\mathrm{R}_{1}=\mathrm{R}$

$$
\mathrm{R}_{1}=16.49 \mathrm{k} \Omega
$$

$R_{F} \geq 2 R_{1}$

$$
\mathrm{R}_{\mathrm{F}}=32.98 \mathrm{k} \Omega
$$

The designed Wein bridge oscillator is as follows:


## Working of Wein bridge oscillator

1. A wein bridge oscillator with a non-inverting op-amp amplifier is as shown below

2. The Wein bridge has 4 arms. The arm AD which contains a series of combination of $R$ and $C$, whereas arm CD contains a parallel combination of $R$ and $C$.

This value of $R$ and $C$ is used to decide the value of oscillator frequency such that
$\mathrm{f}=\frac{1}{2 \pi R C}$
3. The resistors $R_{F}$ and $R_{1}$ are used to generate a reference voltage which remains constant independent of the frequency f .
4. The AC input voltage is applied between the points $A$ and $C$ of the bridge. When Wein bridge is used in oscillator circuit, the feedback voltage is applied between these points.
5. The AC output of the bridge is obtained between the points $B$ and $D$ which is connected as inputs of the non-inverting amplifier.
6. The value of feedback factor $\beta$ depends upon the frequency. At oscillator frequency $f_{0}$ the phase shift introduced is zero and thus value of feedback factor $\beta$ is $1 / 3$.
7. According to Barkhausen criteria the phase shift around the loop should be zero and loop gain should be greater than 1.
i.e. $|A \beta| \geq 1$
substituting $\beta=1 / 3$, we get $A \geq 3$.
Therefore the gain of the amplifier should be greater than or equal to 3 .

## SOLUTION:

## 1. Resolution:

- Resolution is defined as the smallest possible change in the analog output voltage. Resolution should be as high as possible.
- Resolution depends upon the number of bits in digital input applied to DAC such that Resolution $=2^{n}$ for $n$ bits.
Therefore, Resolution increases with increase in number of bits.
- If $\mathrm{V}_{\text {FS }}$ is the full scale analog output voltage then resolution of DAC is Resolution $=\frac{V_{F S}}{2^{n}-1}$


## 2. Accuracy:

- Accuracy of a DAC indicates how close the analog output voltage is to theoretical value or simply the deviation of actual output from theoretical value.
- Accuracy depends upon the accuracy of the values of resistors used in the ladder and the precision of the reference voltage used.
- Accuracy is always specified in terms of percentage of the full scale output. That means maximum output voltage eg. If the full scale output is 15 V and accuracy is $\pm 0.1 \%$ then the maximum error is given by $0.001 \times 15=0.015 \mathrm{~V}$ or 15 mV .


## 3. Linearity:

- The relationship between the digital input and analog output is expected to be linear. However practically it is not so due to error in the values of resistor used for the resistive network.


## 4. Temperature Sensitivity:

- The ideal requirement is that analog output voltage of DAC should not change due to changes in temperature. But practically analog output is a function of temperature. It is so because the resistance values and op-amp parameters change with changes in temperature.

5. Setting time:

- Theoretically the analog output voltage should change instantaneously as soon as there is a change in the digital input.
- Practically the analog output of DAC does not change instantaneously. Due output.
- The time required to settle the analog output within $1 / 2$ LSB of the final value, from the instant of change in digital input is called as setting time.
- The setting time should be as small as possible.


## 6. Speed:

- It is defined as the time taken by a DAC to perform a conversion from digital to analog.
- It is also defined as the number of conversions that can be performed per second.
- Speed of a DAC should be as high as possible.


## 7. Long term drift:

- This results mainly due to resistor and semiconductor aging and can affect all the characteristics. Characteristics mainly affected are speed, linearity, etc.


## 8. Supply rejection:

- It indicates the ability of DAC to maintain all its important characteristics unchanged when the supply voltage is varied. Supply rejection is usually specified as percentage of full scale change at or near full scale at $25^{\circ} \mathrm{C}$.


## 9. Input-Output Equation:

- The input output equation of a DAC can be used to calculate the analog output voltage corresponding to given digital input word.
- The output voltage ( $\mathrm{V}_{0}$ ) equation can be given as
$V_{o}=K V_{R} D$
Where $D$ is fractional binary value and is given as

$$
D=\left(d_{1} 2^{-1}+d_{2} 2^{-2}+\ldots .+d_{n} 2^{-n}\right)
$$

Where $d_{1}$ is MSB and $d_{n}$ is LSB.

- Or $V_{0}$ can be simply given as $V_{o}=$ Resolution $\times \mathrm{D}$.


## Q.6. Short notes on (Attempt any 4):

a) Comparison of linear and switching regulators.

## SOLUTION:

| Sr.No. | Parameter | Linear Regulator |  |
| :--- | :--- | :--- | :--- |
| 1 | Circuit Diagram |  |  |
|  |  |  |  |
| 2 | Region of operation | Active region | Switching Regulator |
| 3 | Switching | No switching | Transistor acts as a switch |
| 4 | Complexity | Less | High |
| 5 | Efficiency | Low (40\%) | Very high (25kHz) |
| 6 | Switching frequency | Very low | Very high |
| 7 | Switching losses | Zero | Very high |
| 8 | RFI/EMI | Absent | Very high |
| 9 | Component stress | High | Good |
| 10 | Regulation | Excellent | Moderate |
| 11 | Cost | Lowest | Small/Light weight |
| 12 | Size/Weight | Large/Bulky | High |
| 13 | Power |  |  |
| capacity | handling | Low |  |

## b) Active filters using opamp:

## SOLUTION:

1. Active filters use active devices like op-amp and transistor along with the passive components like resistor, capacitor or inductors.
2. An active low pass filter designed using op-amp can be shown as below
3. The RC circuit together forms a passive low pass filter since they are passive elements.
4. The input $\mathrm{V}_{\text {in }}$ is applied to this RC circuit and the output $\mathrm{V}_{0}$ is applied back to input of the amplifier.
5. In active filter op-amp is used as a non-inverting amplifier where $R_{F}$ and $R_{1}$ can be selected for desired value of passband gain such that
$A_{V F}=1+\frac{R_{F}}{R_{1}}$
6. The frequency response of an active low pass filter can be given as


## Features:

- It is possible to provide desired gain.
- The frequency response becomes more sharp.
- The passband and stopband can be separated clearly.


## c) Precision Rectifiers:

## SOLUTION:

1. In conventional rectifier circuits it is not possible to rectify AC voltages below 0.6 volts, because the minimum voltage required to forward bias a silicon diode is 0.6 volts as shown in graph below of forward characteristics of silicon diode

2. By using precision rectifiers it is possible to rectify the AC input voltages of very small magnitudes even less than 0.6 volts.
3. The distortion in precision rectifiers is reduced as compared to conventional rectifiers. Also the transfer characteristics is linear.
4. Precision rectifiers have high impedance hence loading on the input source is reduced.
5. There are two main classification of precision rectifier:

- Precision half wave rectifier (HWR)
- Precision full wave rectifier (FWR)

Precision half wave rectifier can be implemented using inverting and noninverting amplifier as well.

## d) PLL IC 565:

## SOLUTION:

1. PLL IC 565 is a 14 pin DIP and 10 pin metal can package. Pin configuration of 565 is as shown below


14-Pin DIP Package
2. Functional block diagram of IC 565 is as shown below


Fig. 2.125 Block diagram of IC 565 PLL
3. The free running frequency of VCO (i.e. when inputs 2 and 3 are grounded) is given by
$f_{o}=\frac{0.3}{R_{T} C_{T}} \mathrm{~Hz}$
Where $R_{T}$ and $C_{T}$ are externally connected components to pin 8 or pin 9 respectively as shown in functional block diagram.

This externally connected $R_{T}$ can have a value between $2 \mathrm{k} \Omega$ and $20 \mathrm{k} \Omega$ whereas $C_{T}$ can have any value.
4. To compare $f_{i}$ and $f_{o}$ pin 4 and pin 5 is connected externally.
5. The $3.6 \mathrm{k} \Omega$ external resistor along with capacitor C connected between pin 7 and pin 10 , such that value of this capacitor $C$ should be sufficiently large to minimize variation in output at pin 7.
6. The 565 PLL is capable of locking to and tracking an input signal over $\pm 60 \%$ bandwidth with respect to $f_{0}$ (center frequency).
7. The lock range $f_{\llcorner }$of the PLL is given by

Lock range: $\quad \Delta \mathrm{f}_{\mathrm{L}}= \pm \frac{8 f_{o}}{V} \mathrm{~Hz}$
Where $\quad f_{0}=$ free running frequency of VCO in Hz
$\mathrm{V}=(+\mathrm{V})-(-\mathrm{V})$ volts.
OUR CENTERS :
8. The expression for the capture range is given by:

Capture range : $\Delta f_{c}= \pm\left(\frac{\Delta f_{l}}{(2 \pi)(3.6) \times 10^{3} \times C}\right)^{1 / 2}$
Where C is expressed in farads.

## e) Widlar current source:

## SOLUTION:

1. In other current sources the output current $I_{o}$ is approximately equal to reference current $I_{\text {REF }}$. To avoid this condition value of $R$ should be as large as $1 \mathrm{M} \Omega$ which is not possible to implement in an IC.

Therefore Widlar current source is used.
2. Widlar current source using transistors is represented as follows


Such that

- Both $Q_{1}$ and $Q_{2}$ are identical.
- $\beta$ of both the transistors is large.

3. Due to voltage drop at $R_{E}$ the $V_{B E 1}$ of $Q_{1}$ will always be less than $V_{B E 2}$ of transistor $Q_{2}$.
$\therefore \mathrm{V}_{\mathrm{BE} 1}=\mathrm{V}_{\mathrm{BE} 2}$.
4. As $V_{B E 1}$ is small, the value of $I_{C 1}$ will also be smaller which means that the output (load) current $I_{o}$ will be smaller than $I_{\text {REF }}$.
$\therefore \mathrm{I}_{\mathrm{O}}<\mathrm{I}_{\mathrm{REF}}$.
Thus $\mathrm{I}_{\mathrm{B} 1} \neq \mathrm{I}_{\mathrm{B} 2}$ and $\mathrm{I}_{\mathrm{C} 1} \neq \mathrm{I}_{\mathrm{C} 2}$ for Widlar current source.
5.Due to this asymmetric arrangement and nature of base and collector; $\mathrm{V}_{\mathrm{cc}}, \mathrm{Q}_{2}$ and $R_{1}$ will establish a reference current $I_{\text {REF }}$ and then $R_{E}$ will determine difference between $\mathrm{I}_{\mathrm{C} 1}$ and $\mathrm{I}_{\text {ReF }}$.
5. Output resistance $R_{o}$ at $Q_{1}$ is given by
$R_{o} \approx r_{01}\left(1+g_{m 1} R_{E}\right)$.
6. Advantages of Widlar current source:

- Smaller value of $R_{1}$ for small values of $I_{0}$ therefore the fabrication of $R_{1}$ on IC chip becomes possible.
- Improved stability of $I_{o}$ against variation in $V_{C E}$ of output transistor.
- High output resistance.

